



Title M2-MAIN			Hardkernel Co.,LTD. 475-1 Mananro Manangu, Anyang City Gyeonggido South Korea	
Size: A3	Number: 1	Revision: 1.0		
Date: 2024-07-29	Time: 오후 4:15:42	Sheet 1 of 41		
File: M2-MAIN.SchDoc	Designed by: ruppi.kim@hardkernel.com			








Title MCURK3588S			Hardkernel Co.,LTD. 475-1 Mananro Manangu, Anyang City Gyeonggido South Korea	
Size: A4	Number: 3	Revision: 0.1		
Date: 2024-07-29	Time: 오후 4:15:42	Sheet 2 of 41	Designed by: neal.kim@hardkernel.com	
File: RK3588S.SchDoc				



Note:
The Caps between green line and U1 should be placed under the U1 package. Other caps should be placed close to the U1 package



RK3588S (DDR PHY)




RK3588S (OSC/PLL/PMUIO1)

Note:
Adjusted the load capacitance according to the crystal specification


The CL is the load capacitance of the crystal that is recommended by the crystal vendors to obtain target clock frequency.

$CL = (CL1 + CL2 / (CL1 + CL2)) + PCB\ strays$
Total CL <= 12pF


Note:
The Caps between green line and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package




RK3588S (PMUIO2)



RK3588S (EMMCIO Domain)



RK3588S (VCCIO2 Domain)



Note:
Caps of between dashed green lines and U1000 should be placed under the U1000 package




RK3588S (USB3.0/DP1.4)


USB30/DP1.4 Alt Mode Configuration

Option1	DP x4Lane	DP_TX_Lane0-3
Option2	TYPE-C x4Lane	SSTX 1P/1N SSRX 1P/1N SSTX 2P/2N SSRX 2P/2N
Option3	USB30X2Lane+DPX2Lane	USB30:SSTX 1P/1N SSRX 1P/1N DP:Lane2 Lane3
Option4	USB30X2Lane+DPX2Lane	USB30:SSTX 2P/2N SSRX 2P/2N DP:Lane0 Lane1

DP Lane Swap Off:
Lane0/1/2/3_TXdata mapping to Lane0/1/2/3_TXDP/N
Swap On:
Lane0/1/2/3_TXdata mapping to Lane2/3/0/1_TXDP/N



RK3588S (USB2.0)




Note:
The USB20_VBUSDET pin internal has a pull-down resistance (40k ohm) to ground, the resistance creates a voltage with the external series 24k ohm resistor. The VBUSDET pin voltage range <= 3.3V.

Note:
TYPECO_USB20_OTG:
DP/DM: Must used for download
ID: According to demand, if not used, leave floating
VBUSDET: Must provide
REXT: 200ohm 1% resistor must be connected externally
Power: Must supply power


USB20_HOST0/USB20_HOST1:
If not used:
DP/DM: Leave floating
REXT: Leave floating

Note:
Caps of between dashed green lines and U1000 should be placed under the U1000 package

RK3588S (SARADC/OTP/TSADC)




BOOT MODE CONFIG





Item	Rup	Rdown	ADC	BOOT MODE(saradc_in5)
LEVEL1	DNP	100K	0	USB (Maskrom mode)
LEVEL2	100K	20K	682	SD Card-USB
LEVEL3	100K	51K	1365	EMMC-USB
LEVEL4	100K	100K	2047	FSPI M0-USB
LEVEL5	100K	200K	2730	FSPI M1-USB
LEVEL6	100K	499K	3412	FSPI M2-USB
LEVEL7	100K	DNP	4095	FSPI_M2-FSPI_M0-EMMC-SD Card-USB

BOARD ID CONFIG



Item	Rup	Rdown	ADC	VERSION
LEVEL1	DNP	100K	0	V1.0
LEVEL2	100K	20K	682	V2.0
LEVEL3	100K	51K	1365	V3.0
LEVEL4	100K	100K	2047	V4.0
LEVEL5	100K	200K	2730	V5.0
LEVEL6	100K	499K	3412	V6.0
LEVEL7	100K	DNP	4095	V7.0

RK3588S (VCCIO1 Domain)



RK3588S (HDMI2.1 TX/eDP1.3 TX)

Note:

The HDMI2.1 trace length is less than 100mm.
The HDMI2.1 differential trace impedance is 100 OHM.

U100

HDMI TX/eDP1.4 MUX Port0

HDMI: V2.1 12Gbps
eDP: V1.4b 5.4Gbps

HDMI_TX0_D0P/EDP_TX0_D0P
HDMI_TX0_D0N/EDP_TX0_D0N

HDMI_TX0_D1P/EDP_TX0_D1P
HDMI_TX0_D1N/EDP_TX0_D1N

HDMI_TX0_D2P/EDP_TX0_D2P
HDMI_TX0_D2N/EDP_TX0_D2N

HDMI_TX0_D3P/EDP_TX0_D3P
HDMI_TX0_D3N/EDP_TX0_D3N

HDMI_TX0_SBDP/EDP_TX0_AUXP
HDMI_TX0_SBDN/EDP_TX0_AUXN

HDMI/eDP_TX0_REXT

POWER

HDMI/EDP_TX0_VDD_0V75_1
HDMI/EDP_TX0_VDD_0V75_2


HDMI/EDP_TX0_AVDD_0V75

HDMI/EDP_TX0_VDD_IO_1V8
HDMI/EDP_TX0_VDD_CMN_1V8


DIFF100

HDMI TX
100 Ohm ±10%

HDMI



- HDMI HPD → HPD
- HDMI_SCL → SCL
- HDMI_SDA → SDA
- HDMI_CEC → CEC



Note:

If not used:
Signal: leave floating
Power: Floating or tie to VSS




Note:

Caps of between dashed green lines and U1000 should be placed under the U1000 package



RK3588S

Title RK3588_HDMI			Hardkernel Co.,LTD. 475-1 Mananro Manangu, Anyang City Gyeonggido South Korea	
Size: A4	Number: 17	Revision: 0.1		
Date: 2024-07-29	Time: 오후 4:15:44	Sheet 9 of 41	Designed by: neal.kim@hardkernel.com	
File: RK3588S_HDMI.SchDoc				


RK3588S (VCCIO4 Domain)



RK3588S (VCCIO5 Domain)



Note:
Caps of between dashed green lines and U1 should be placed under the U1 package





RK3588S (VCCIO6 Domain)

U11


VCCIO6 Domain																	
Operating Voltage=1.8V/3.3V																	
BT1120_D0	/	CIF_D0	/	/	I2S1_MCLK_M0	/	UART9_RTSN_M1	/	SPI0_MISO_M1	/	PCIE20X1_1_CLKREQN_M1	/	GPIO4_A0_d	AV19	GPIO4_A0	TYPEC0_SBU1_DC	
BT1120_D1	/	CIF_D1	/	/	I2S1_SCLK_TX_M0	/	UART9_CTSN_M1	/	SPI0_MOSI_M1	/	PCIE20X1_1_WAKEN_M1	/	GPIO4_A1_d	AW18	GPIO4_A1	TYPEC0_SBU2_DC	
BT1120_D2	/	CIF_D2	/	/	I2S1_LRCK_TX_M0	/	/	/	SPI0_CLK_M1	/	PCIE20X1_1_PERSTN_M1	/	GPIO4_A2_d	AV26	GPIO4_A2		
BT1120_D3	/	CIF_D3	/	/	I2S1_SCLK_RX_M0	/	UART0_TX_M2	/	/	/	/	/	GPIO4_A3_d	AY19	GPIO4_A3	LCD_PWREN_H	
BT1120_D4	/	CIF_D4	/	/	I2S1_LRCK_RX_M0	/	UART0_RX_M2	/	SPI2_MISO_M1	/	I2C3_SCL_M2	/	GPIO4_A4_d	AW19	GPIO4_A4	GPIO4_A_4_H	
BT1120_D5	/	CIF_D5	/	/	I2S1_SDI0_M0	/	UART3_TX_M2	/	SPI2_MOSI_M1	/	I2C3_SDA_M2	/	GPIO4_A5_d	AU15	GPIO4_A5	TYPEC0_CC_INT_L	
BT1120_D6	/	CIF_D6	/	/	I2S1_SDI1_M0	/	UART3_RX_M2	/	SPI2_CLK_M1	/	I2C5_SCL_M2	/	GPIO4_A6_d	AV18	GPIO4_A6	I2C5_SCL_M3_H	
BT1120_D7	/	CIF_D7	/	/	I2S1_SDI2_M0	/	/	/	SPI2_CS0_M1	/	I2C5_SDA_M2	/	GPIO4_A7_d	AW26	GPIO4_A7	I2C5_SDA_M3_H	
BT1120_CLKOUT	/	CIF_CLKIN	/	/	I2S1_SDI3_M0	/	UART8_TX_M0	/	SPI2_CS1_M1	/	I2C6_SDA_M3	/	GPIO4_B0_d	AW27	GPIO4_B0	GPIO4_B0_H#27	
SPDIF1_TX_M1	/	MIP1_CAMERA0_CLK_M0	/	SATA2_ACT_LED_M0	/	I2S1_SDO0_M0	/	UART8_RX_M0	/	SPI10_CS1_M1	/	I2C6_SCL_M3	/	GPIO4_B1_u	AU22	GPIO4_B1	GPIO4_B1_H#28
CAN1_RX_M1	/	BT1120_D8	/	CIF_HREF	/	PWM4_M1	/	I2S1_SDO1_M0	/	UART8_RTSN_M0	/	SPI10_CS0_M1	/	GPIO4_B2_u	AT15	GPIO4_B2	LCD_BL_PWM14_M1
CAN1_TX_M1	/	BT1120_D9	/	CIF_VSYNC	/	PWM15_IR_M1	/	I2S1_SDO2_M0	/	UART8_CTSN_M0	/	I2C7_SDA_M3	/	GPIO4_B3_u	AV23	GPIO4_B3	GPIO4_B3_H#15
BT1120_D10	/	CIF_CLKOUT	/	PWM11_IR_M1	/	I2S1_SDO3_M0	/	UART9_TX_M1	/	/	DP0_HPDIN_M0	/	GPIO4_B4_u	AV27	GPIO4_B4	UART9_TX_M1_H	
BT1120_D11	/	/	/	PWM12_M1	/	/	/	UART9_RX_M1	/	SPI3_MISO_M1	/	/	GPIO4_B5_d	AU23	GPIO4_B5	UART9_RX_M1_H	
BT1120_D12	/	/	/	PWM13_M1	/	/	/	/	/	SPI3_MOSI_M1	/	I2C5_SCL_M1	/	GPIO4_B6_d	AW22	GPIO4_B6	HDMI_TX0_ON_H
BT1120_D13	/	/	/	/	/	/	/	HDMI_TX0_SCL_M0	/	/	/	SPI3_CLK_M1	/	GPIO4_B7_u	AV22	GPIO4_B7	HDMI_TX0_SCL_M0
BT1120_D14	/	/	/	/	/	/	/	HDMI_TX0_SDA_M0	/	/	/	SPI13_CS0_M1	/	GPIO4_C0_u	AW23	GPIO4_C0	HDMI_TX0_SDA_M0
BT1120_D15	/	SPDIF1_TX_M2	/	PWM6_M1	/	HDMI_TX0_CEC_M0	/	/	/	SPI13_CS1_M1	/	I2C8_SDA_M3	/	GPIO4_C1_d	AY26	GPIO4_C1	HDMI_TX0_CEC_M0

Note:
BT1120 Only Support Output



Note:
Caps of between dashed green lines and U1 should be placed under the U1 package


RK3588S (PCIE20/SATA30/USB30)



PCIe2.0 PHY

Controller Name	Data & Clk Lane Configure		Control GPIO
	CLK LANE	DATA LANE	
PCIE20X1_1 RC	PCIE20_2_REFCLKP PCIE20_2_REFCLKN	PCIE20_2_TX PCIE20_2_RX	PCIE20X1_1_CLKREQ_M* PCIE20X1_1_WAKEN_M* PCIE20X1_1_PERSTN_M* PCIE20X1_1_BUTTON_RSTN
PCIE20X1_2 RC	PCIE20_0_REFCLKP PCIE20_0_REFCLKN	PCIE20_0_TX PCIE20_0_RX	PCIE20X1_2_CLKREQ_M* PCIE20X1_2_WAKEN_M* PCIE20X1_2_PERSTN_M* PCIE20X1_2_BUTTON_RSTN

RK3588S (MIPI_DPHY CSI0 RX)




Note:
If not used:
Signal:leave floating
Power: Floating

Option1	Sensor1	x4Lane	MIPI_CSI_RX_D0-3 MIPI_CSI_RX_CLK0
Option2	Sensor1	x2Lane	MIPI_CSI_RX_D0-1 MIPI_CSI_RX_CLK0
	Sensor2	x2Lane	MIPI_CSI_RX_D2-3 MIPI_CSI_RX_CLK1

Note:
When in single clock lane mode, CLK0P/0N is the clock lane from Data lane0 to Data lane3, but clock lane1 is invalid; In dual clock lanes mode, CLK0P/0N is the clock lane of Data lane0 and Data lane1, while CLK1P/1N is the clock lane of Data lane2 and Data lane3.

Note:
Caps of between dashed green lines and U1000 should be placed under the U1000 package


RK3588S (MIPI_D/C PHY0)



TX and RX port must work in the same mode, DPHY or CPHY

Note:
If not used:
Signal:leave floating
Power: Floating

RK3588S (MIPI_D/C PHY1)










TX and RX port must work in the same mode, DPHY or CPHY

Note:
If not used:
Signal:leave floating
Power: Floating

MIPI DPHY Differential Pair: 100 Ohm ±10%


DRAM-LPDDR5_2X32bit





Title eMMC Connector			Hardkernel Co.,LTD. 475-1 Mananro Manangu, Anyang City Gyeonggido South Korea	ODROID
Size: A4	Number: 5	Revision: 0.1		
Date: 2024-07-29	Time: 오후 4:15:46	Sheet 15 of 41	Designed by: ruppi kim@hardkernel.com	
File: EMMC.SchDoc				

PMIC RK806-1 BUCK



VCC4V0_SYS


IF TVS UNMOUNTED, ESD OR SURGE SHOULD BE DAMAGE THE PMIC!!!

ED5
FTV05C8DFN1006
AZS825-01F


This device must be mounted. Replacing TVS mode is not recommended, if must, please choose the same specifications

Operating Supply Voltage : 5.5V(5.25-6V)
Peak Pulse Current : >10A (tp=8/20us)
Surge Clamping Voltage : <6.5V



DO NOT DELETE IT!



PMIC RK806-1 Management



PMIC RK806-1 LDO



Note:

The RK806 LDO power distribution of the reference schematics is only suitable for the interface used in the reference schematics. If other interface functions are to be added to the reference schematics, the RK806 LDO distribution needs to be re-evaluated, otherwise the added functions may exceed the maximum current provided by the LDO.

A

A

B






B

C

C


D

D




Power Sequence: VDD1>VDD2H>=VDD2L>VDDQ-200mV
 VDD1: 1.70V--1.95V, Power for core1.
 VDD2H: 1.01V--1.12V, Power for core2 and Input Buffer.
 VDD2L: 0.87V--0.97V, Power for core2 and Input Buffer.
 VDDQ: 0.47V--0.57V, Power for I/O Buffer.



Title PWR 5V0 4V0 SYS			Hardkernel Co.,LTD. 475-1 Mananro Manangu, Anyang City Gyeonggido South Korea	
Size: A4	Number: 7	Revision: 0.1		
Date: 2024-07-29	Time: 오후 4:15:46	Sheet 17 of 41	Designed by: ruppi kim@hardkernel.com	
File: PWR_5V04V0SYS.SchDoc				





VDD_CPU_BIG0




VDD_CPU_BIG1





VDD_NPU







Title GIGA ETHNET PHY RTL8211F			Hardkernel Co.,LTD. 475-1 Mananro Manangu, Anyang City Gyeonggido South Korea	ODROID
Size: A4	Number: 9	Revision: 0.1		
Date: 2024-07-29	Time: 오후 4:15:46	Sheet 19 of 41	Designed by: ruppi.kim@hardkernel.com	
File: GIGA_ETHERNET_PHY_RT8211F.SchDoc				




Title CODEC ES8316			Hardkernel Co.,LTD. 475-1 Mananro Manangu, Anyang City Gyeonggido South Korea	
Size: A4	Number: 10	Revision: 0.1		
Date: 2024-07-29	Time: 오후 4:15:46	Sheet 20 of 41		
File: CODEC_ES8316.SchDoc				
			Designed by: *@hardkernel.com	




Title RTC PCF8563			R&D PART 475-1 Mananro Manangu, Anyang City Gyeonggido South Korea	ODROID
Size: A4	Number: 11	Revision: 0.1		
Date: 2024-07-29	Time: 오후 4:15:46	Sheet 21 of 41	Designed by: john lee	
File: RTC_PCF8663.SchDoc				




Title Backlight Driver		Hardkernel Co.,LTD. 475-1 Mananro Manangu, Anyang City Gyeonggido South Korea		ODROID
Size: A4	Number: 21	Revision:		
Date: 2024-07-29	Time: 오후 4:15:47	Sheet 22 of 41		
File: BACKLIGHT_SGM3752.SchDoc		Designed by: neal.kim@hardkernel.com		





Title USB3 BUS POWER			Hardkernel Co.,LTD. 475-1 Mananro Manangu, Anyang City Gyeonggido South Korea	ODROID
Size: A4	Number: 22	Revision: 0.1		
Date: 2024-07-29	Time: 오후 4:15:47	Sheet 23 of 41	Designed by: ruppi kim@hardkernel.com	
File: USB3_BUS_PWR.SchDoc				





Title USB HOST Power Switch		Hardkernel Co.,LTD. 475-1 Mananro Manangu, Anyang City Gyeonggido South Korea		ODROID
Size: A4	Number: 25	Revision: 0.1		
Date: 2024-07-29	Time: 오후 4:15:47	Sheet 24 of 41		
File: FC6261B.SchDoc		Designed by: ruppi kim@hardkernel.com		






Title USB HOST PWR SW			Hardkernel Co.,LTD. 1-605 Shinan Metrokhan 1115 Dalandong, Dongang, Anyang Gyeonggido South Korea	
Size: A4	Number: 23	Revision: 0.3		
Date: 2024-07-29	Time: 오후 4:15:47	Sheet 25 of 41		
File: USB_HOST_PWR_SW.SchDoc				





USB Type-C CC CTRL





Title USB3.0 Type-C Connector			Hardkernel Co.,LTD. 475-1 Mananro Manangu, Anyang City Gyeonggido South Korea	
Size: A4	Number: 24	Revision: 0.1		
Date: 2024-07-29	Time: 오후 4:15:47	Sheet 26 of 41	Designed by: ruppi.kim@hardkernel.com	
File: USB3.0_TYPEC.SchDoc				





Title Indicator LEDs			Hardkernel Co.,LTD. 475-1 Mananro Manangu, Anyang City Gyeonggido South Korea	
Size: A4	Number: 27	Revision: 0.1		
Date: 2024-07-29	Time: 09:47:47	Sheet 28 of 41	Designed by: ruppi.kim@hardkernel.com	
File: M2_LEDS.SchDoc				





Title DC Jack			Hardkernel Co.,LTD. 475-1 Mananro Manangu, Anyang City Gyeonggido South Korea	
Size: A4	Number: 28	Revision: 0.1		
Date: 2024-07-29	Time: 오후 4:15:47	Sheet 29 of 41		
File: CON_DCJACK.SchDoc				








Title HDMI Type A Connector			Hardkernel Co.,LTD. 475-1 Mananro Manangu, Anyang City Gyeonggido South Korea	
Size: A4	Number: 30	Revision: 0.1		
Date: 2024-07-29	Time: 오후 4:15:47	Sheet 31 of 41		
File: CON_HDMI.SchDoc				
			Designed by: ruppi.kim@hardkernel.com	





Title USB 3.0 Type C Connector			Hardkernel Co.,LTD. 475-1 Mananro Manangu, Anyang City Gyeongido South Korea		
Size: A4	Number: 31	Revision: 0.1			
Date: 2024-07-29	Time: 오후 4:15:47	Sheet 32 of 41			
File: CON_USB3.0_TYPEC.SchDoc			Designed by: ruppi kim@hardkernel.com		




Title USB 2.0 Type A Connector			Hardkernel Co.,LTD. 1-605 Shinan Metrokhan 1115 Dalandong, Dongangu, Anyang Gyeonggido South Korea	
Size: A4	Number: 32	Revision: 0.3		
Date: 2024-07-29	Time: 오후 4:15:47	Sheet 33 of 41		
File: CON_USB_RA.SchDoc			Designed by: ruppi.kim@hardkernel.com	



Title USB 3.0 Type A Connector			Hardkernel Co.,LTD. 475-1 Mananro Manangu, Anyang City Gyeonggido South Korea	
Size: A4	Number: 33	Revision: 0.1		
Date: 2024-07-29	Time: 空 4:15:48	Sheet 34 of 41		
File: CON_USB3_RA.SchDoc				



Title Micro SD Socket			Hardkernel Co.,LTD. 475-1 Mananro Manangu, Anyang City Gyeonggido South Korea	ODROID
Size: A4	Number: 34	Revision: 0.1		
Date: 2024-07-29	Time: 오후 4:15:48	Sheet 35 of 41	Designed by: ruppi kim@hardkernel.com	
File: CON_MICROSD_HD08-AL00335.SchDoc				



Title CON_LCD_KD50T048-A			Hardkernel Co.,LTD. 475-1 Mananro Manangu, Anyang City Gyeonggido South Korea	ODROID
Size: A4	Number: 35	Revision: 1.0		
Date: 2024-07-29	Time: 오후 4:15:48	Sheet 36 of 41	Designed by: *@hardkernel.com	
File: CON_LCD_FH34SRJ-30S_MIPI.SchDoc				

A

A

B

B

C





C

D


D




M.2 KEY M





Title M.2 KEY M Connector			Hardkernel Co.,LTD. 475-1 Mananro Manangu, Anyang City Gyeonggido South Korea		
Size: A4	Number: 37	Revision: 0.1	Designed by: ruppi kim@hardkernel.com		
Date: 2024-07-29	Time: 오후 4:15:48	Sheet 37 of 41			
File: CON_M2.SchDoc					



Title FAN Connector			Hardkernel Co.,LTD. 475-1 Mananro Manangu, Anyang City Gyeonggido South Korea	ODROID
Size: A4	Number: 38	Revision: 0.1		
Date: 2024-07-29	Time: 오후 4:15:48	Sheet 38 of 41	Designed by: *@hardkernel.com	
File: CON_FAN.SchDoc				



Title UART Connector			Hardkernel Co.,LTD. 475-1 Mananro Manangu, Anyang City Gyeonggido South Korea	
Size: A4	Number: 39	Revision: 0.1		
Date: 2024-07-29	Time: 오후 4:15:48	Sheet 39 of 41	Designed by: ruppi.kim@hardkernel.com	
File: CON_UART.SchDoc				



Title Audio			Hardkernel Co.,LTD. 475-1 Mananro Manangu, Anyang City Gyeonggido South Korea	
Size: A4	Number: 40	Revision: 0.3	ODROID	
Date: 2024-07-29	Time: 오후 4:15:48	Sheet 40 of 41		
File: CON_AUDIO.SchDoc				
			Designed by: ruppi.kim@hardkernel.com	

HW REVISION	DATE	Change Note
v1.0	2024.01.24	1. The Sample First revision.
v1.0	2024.03.10	1. Power of MicroSD changed to VCC_3V3_S3 2. Swap 11 and 13 pin of J2 3. Swap SPI MOSI and SPI CLK for the RK806-1 4. Fixed incorrectly connected HDMI signals 5. Switch positions 1 and 3 of the SLIDE SW Footprint(Boot Mode) 6. Pin# 28 of J6 connect to VCC_1V8_S0 7. Modify GPIOs of expansion Port 8. Add two test points for MASKROM boot mode 9. Remove D3 and connected to HDMI_5V0 10. Swap TYPECD_N and D_P the Type C USB connector's B6, B7 11. Replace SY8080A1AAC U19 and U7. 12. Pin# 38 of J2 connect to VCC_1V8_S0 13. Add one-shot circuit for VDC of PMIC
v1.0	2024.06.11	1. The first mass production revision.